Introduction
Three-phase rectifier systems that provide power-factor correction (PFC) and wide output voltage ranges are often realized as combinations of two converter stages: Either a boost-type or a buck-type PFC rectifier stage ensures sinusoidal mains currents and generates an intermediate DC voltage that is either subject to a lower or an upper bound with respect to the AC voltage, respectively. Thus, a subsequent DC-DC conversion stage is required to achieve a wide range of controlled DC output voltages [1] . This comparably high topological complexity is accompanied by correspondingly complicated control and modulation methods, which typically require several current sensors and involve the generation of several independent pulse-width modulation (PWM) signals for the individual power semiconductors [2] . There are emerging applications such as more electric aircraft, where PFC functionality and possibly also compatibility with widely varying AC-to-DC voltage ratios are required even for systems with comparably low power ratings, i. e., below 1 kW [3, 5] . A two-stage approach would be overly complex and costly for such low-power systems. Accordingly, single-stage buck-boost three-phase PFC rectifier systems are an interesting alternative [3] [4] [5] [6] [7] [8] [9] [10] [11] . These converters feature sinusoidal input currents, a high power factor (i. e., ohmic mains behavior), a wide output voltage range, and optionally also galvanic isolation [6] [7] [8] 10 ]-all with minimum control complexity, i. e., without requiring any current sensors. Furthermore, these systems can continuously operate with a wide range of mains frequencies, e. g., in airborne applications.
The state-of-the-art three-phase buck-boost PFC rectifier topology (see Fig. 1 (a) ) has been proposed by Pan & Chen already in 1994 [4] , however topological variations are still in the scope of current research (see, e. g., [5] , where the three inductors are connected in a delta-configuration instead of the original star connection).
However, the topology introduced in [4] (cf. Fig. 1 (a) ) could be improved concerning two aspects: First, there is a significant high-frequency common-mode (CM) voltage from the DC output midpoint (M) to the mains star point (N), and/or typically also to ground, which raises concerns regarding electromagnetic interference (EMI) and disturbances caused to a supplied load. Second, the AC-side switches (S 1x ) are subject to high blocking voltage stresses (e. g., about 966 V for a 400 V line-to-line mains and 400 V DC output).
In this work, we therefore propose an extension of the state-ofthe-art topology that mitigates these two issues [12] . The extended topology (cf. Fig. 1 (b) ) retains the advantageous simplicity of the original's structure and control, provides a common-mode free output voltage, and allows for the use of power semiconductors with lower blocking voltage ratings.
Fig. 2:
Simulated key waveforms of three-phase buck-boost PFC rectifiers. Fig. 3 shows details of the time interval highlighted in orange, i. e., several switching periods.
The paper first reviews the operating principle of both topology variants shown in Fig. 1 in Section 2, which provides the basis for discussing the improvements achieved with the proposed extension in Section 3. Finally, Section 4 provides an extensive experimental analysis of the proposed converter. Section 5 concludes the paper.
2
Operating Principle of Three-Phase Buck-Boost PFC Rectifiers
The basic operating principle of both three-phase buck-boost PFC rectifiers shown in Fig. 1 is essentially the same and will be briefly discussed in the following. Fig. 2 shows key waveforms for one mains period and Fig. 3 for several switching periods (note that these waveforms are identical for both topology variants shown in Fig. 1 ), whereby the specifications of the hardware prototype given in Table 1 and a mains frequency of fg = 800 Hz are considered. Fig. 4 and Fig. 5 show the corresponding switching states of the state-of-the-art topology and of the proposed topology, respectively. In both cases, the input filter is not shown as it is not relevant for describing the operating principle.
Key Waveforms and Switching States
The simplicity of the system originates mainly from the operation in discontinuous conduction mode (DCM), i. e., the currents in the inductors L 1a , L 1b and L 1c are zero at the beginning of each switching period, and all switches are turned off.
During the first interval of a switching period, denoted by 1 in Fig. 3, Fig. 4 and Fig. 5 , the AC-side switches S 1a , S 1b and S 1c are turned on simultaneously, and hence the phase voltages are applied to the star-connected buck-boost inductors L 1a , L 1b and L 1c . Starting from zero, the currents i L1a , i L1b and i L1c change with a slope that is proportional to the corresponding phase voltage. No current flows through the diode bridge, regardless of the output voltage level, because the DC side is disconnected by the DC-side switch (or switches). At the end of this magnetization interval 1 , all AC-side switches are turned off simultaneously and the DC-side switch S 2t (and S 2b in case of the extended topology) are turned on. Note that thus the modulation signals are identical for all three phases, and a common duty cycle D is employed. In the first demagnetization interval 2 , the energy stored in the three buck-boost inductors L 1a , L 1b and L 1c is transferred through the diode bridge to the DC side. Interval 2 ends when the current in the inductor that started this interval with the lowest absolute current value reaches zero (i L1b in the highlighted switching period).
In the subsequent second demagnetization interval 3 , only the two other inductors conduct current (L 1a and L 1c in the chosen example switching period) until their remaining magnetic energy has been transferred to the DC side and hence their currents become zero, too.
Finally, the currents in all three inductors remain zero during interval 4 , corresponding to DCM operation. The DC-side switches are turned off at the end of interval 4 , directly before the next switching period starts.
Power Transfer
The AC phase currents (before filtering) consist of a series of triangular current pulses whose peak values are proportional to the corresponding (local average of the) phase voltage, i. e., the mains current pulses have a sinusoidal envelope (cf. Fig. 2 and Fig. 3, [4] ).
Note that these pulsed currents must be filtered by a low-pass input filter in order to comply with EMI regulations. This filter is typically realized with one or several LC stages (only one stage is shown in Fig. 1 ). Furthermore, it may be required to add a CM filter consisting of a CM choke in series to the filter inductors and a CM filter capacitor connected between N f and ground/earth, besides filter capacitors at the mains terminals again including a CM capacitor. Further details are given in Section 4.5. However, for the following fundamental considerations, the input filter can be neglected. Note further that the discussions equally apply to the standard and the proposed topology.
Considering phase a, the local peak of the phase current varies over the mains period according tô
with
, and the local average current is given by
Fig. 4:
Current paths in the state-of-the-art topology (see Fig. 1 (a) , input filter not shown) during the four switching states indicated in Fig. 3 . The connections shown in blue do not carry current, but define the potential of the output voltage midpoint, M. Note how phase c is connected to the negative DC rail during the magnetization invterval, but to the positive DC rail during the demagnetization intervals.
where x denotes the local average of x (i. e., the average over one switching period). Thus, the local average of the phase current is proportional to the phase voltage,
which corresponds to ohmic mains behavior: the converter emulates a star-connection of three resistors of
resulting in a power transfer from the AC to the DC side of
whereVg denotes the amplitude of a mains phase voltage and V LL is the RMS value of the mains line-to-line voltage;Vg = V LL · 2/3. Alternatively, the converter's power transfer behavior can be derived via the magnetic energy stored in the three inductors L 1 , which will be helpful for the subsequent discussion of the DCM Fig. 1 (b) , input filter not shown) during the four switching states indicated in Fig. 3 . Note that compared to the state-of-the-art topology, the potential of the output voltage midpoint, M, is now fixed and tied to the mains star point, N. Note further the lower blocking voltages applied to the semiconductors. operation boundary. Assuming D = const., the total energy stored in all three inductors at the end of interval 1 is given by
where the change of the mains voltages during a switching period is neglected. Note that Wmag does not change over the mains period, corresponding to a constant power consumption from the three-phase mains as
which equals the expression obtained in (5).
The power transfer and hence the output voltage can therefore directly be controlled by adjusting a single parameter: the common duty ratio, D. Thus, the control circuitry can advantageously be of very simple structure and there is especially no need for any current sensors. 
Ensuring DCM Operation
To ensure DCM operation, all three inductors must be demagnetized completely within the time interval (1 − D)Ts, i. e., Wmag must be completely transfered to the DC output during the intervals 2 and 3 . This demagnetization process is driven by the DC output voltage that is applied to an effective inductance L eff formed by L 1a , L 1b , and L 1c and the diode rectifier. From Fig. 4 and Fig. 5 , it can be seen that the effective inductance during the demagnetization depends on the current flows and is either
Hence, for the converter to operate in DCM, the inequality
must always hold, i. e.,
Clearly, the limiting case occurs for L eff = 2 · L 1 , i. e., the case where one of the three phase voltages equals zero, as the corresponding inductor current in the whole switching interval. Then, solving (9) for D yields
which is a sufficient condition for the rectifier to operate in DCM. This has been verified by detailed circuit simulations. During the design phase, however, L 1 should be selected such that DCM is ensured for the desired operating range defined by Pmax (including control margin), V DC,min , and a given grid voltage level, i. e., V LL . Solving (7) for L 1 and inserting (10) yields the upper limit for L 1 that ensures DCM operation for the specified conditions as
For a given system, the above equation can be rearranged to calculate the maximum power that can be transfered while maintaining DCM operation as
Control
As mentioned earlier, the control system (cf. Fig. 6 ) of three-phase buck-boost PFC rectifiers can be extremely simple because of DCM operation. Essentially, there is only a single control loop for the voltage of the DC output capacitor: according to (7), there is a direct relationship between the desired power transfer P * and the required duty ratio as
The converter realizes this power flow (approximately, because of non-idealities, etc.) within the next switching period and can thus be modeled as a gain and a delay, T ds ≈ Ts; in principle, there are no energy storages other than the output capacitor involved. Note, however, that the voltage measurement may introduce low-pass behavior and further (sampling) delay, T dm .
Fig. 6:
Output voltage control of three-phase DCM buck-boost PFC rectifiers. Note that some calculations are explicitly shown for clarity, even though they could be included in the gain of the PI controller.
Based on the control structure show in Fig. 6 , the design of the controller itself is thus straightforward, with the plant being described as
where no (relevant) low-pass behavior of the measurement is assumed. Suitable parameters for the PI controller can easily be found based on basic control engineering considerations. Note that in cases where a very high control bandwidth (with respect to the input filter cutoff frequencies) shall be achieved, it may become necessary to include the AC-side input filter in the considerations. Note further that if operation in DCM shall be ensured, the duty cycle D must be limited according to (10) .
Timing Requirements
Note that an overlap, i. e., the concurrent on-state of the AC-side and the DC-side switches at the end of interval 1 would introduce harmonic distortion to the rectifier input currents: the inductor currents would potentially (depending on the DC output voltage) not be proportional to the phase voltages anymore, as current could directly flow from the grid to the DC side. However, an interlock time between the turn-off of the AC-side switches after the magnetization interval and the subsequent turn-on of the DC-side switches is also not feasible, as a path for the inductor currents must immediately be provided. Consequently, the switching of the AC-side and DC-side switches must be performed with high temporal accuracy, which is facilitated by modern gate driver and signal isolation circuits that are characterized by short propagation delays and delay variations (see, e. g., [14] ). If an accurate switch timing is not possible, it may be necessary to employ an overvoltage snubber to protect the switches during this break-before-make switching pattern.
Similarly, during certain operating conditions (e. g., transients, see Section 4.3 below), the inductor currents i L1x may not necessarily become zero during the demagnetization intervals ( 3 and 4 ) and hence, the converter might temporarily operate in a continuous conduction mode (CCM). Hence, a precise switch timing or a snubber circuit is also essential when commutating from the DC-to the AC-side switches in order to always provide a current path for the inductor current.
Topology Evolution

Issues of the State-of-the-Art Topology
In the state-of-the-art topology (cf. Fig. 1 (a) and Fig. 4) , there is a switching-frequency common-mode voltage between the midpoint of the DC output voltage (M) and the (grounded) star point of the grid (N). During the magnetization interval 1 , the most negative phase voltage (vgc in the highlighted switching period in Fig. 3 , cf. also Fig. 4 ) is connected to the negative DC terminal via the corresponding diode (any current flow is prevented by S 2t ). However, because of the current directions in the buck-boost inductors L 1a , L 1b and L 1c , the upper diode of the bridge leg becomes conducting during the first demagnetization interval. This connects the most negative phase voltage to the positive DC terminal, since the ACside switch of this phase cannot block any voltage in the required direction due to the anti-parallel diode. Therefore, the CM voltage undergoes a fast transition with a magnitude of V DC .
Furthermore, the peak blocking voltage applied to the AC-side switches (during the diode bridge conduction intervals 2 and 3 ) amounts to the peak value of the line-to-line voltage plus the output DC voltage, i. e., max(v S1 ) = √ 2V LL + V DC , which results in 966 V for the considered system (400 V grid and 400 V DC output voltage). Therefore, considering typical semiconductor blocking voltage ratings, 1200 V or, taking into account reliability, even 1700 V devices must be employed.
The simulation results shown in Fig. 7 (a) illustrate these two shortcomings of the state-of-the-art topology.
Proposed Extensions and Improvements
The proposed topology shown in Fig. 1 (b) overcomes the aforementioned issues. First, a second DC-side switch S 2b is added, which allows to fully separate the DC output from the AC side during the magnetization interval. Second, the midpoint of the output voltage is connected to a capacitive star point N f , which is formed by the ACside filter capacitors. This connection can either be direct, or, alternatively, a series RC element can be inserted in order to damp transient oscillations if required. This connection ties the reference potential of the DC output to the grid star point and reduces the voltage stress of the DC-side switches from max(v S2 ) = √ 2V LL − V DC to max(v S2 ) = 2/3V LL − VDC /2 (ideally, i. e., not considering any switching frequency ripples and switching overvoltages), corresponding to a reduction from 166 V to 127 V for the considered specifications.
Note that this implies that the DC-side switches would not be required in case of V DC > √ 2V LL (original topology) or V DC > 2 2/3V LL (proposed topology), whereby the systems would operate in a non-DCM mode during startup until V DC has increased to meet the mentioned condition.
On the other hand, the connection between the DC and the AC side introduces an additional current path, which makes it necessary to employ bidirectional switches (i. e., an anti-serial connection of two MOSFETs, preferably in common-source configuration for easy driving) to ensure a full disconnection of the AC side from the DC side during the demagnetization intervals. Alternatively, depending on the system specifications, integrated bidirectional GaN FETs could be employed [13] . Advantageously, the maximum blocking voltage stress of the AC-side switches is (ideally) reduced to max(v S1 ) = 2/3V LL + Vdc /2 (neglecting potential switching transients), which corresponds to only 527 V in the considered system (400 V line-to-line voltage and 400 V DC output voltage). This is a reduction by almost a factor of two compared to the state-ofthe-art topology. Fig. 7 illustrates the improvement in terms of CM voltage noise and blocking voltage stress of the AC-side switches. Fig. 1 (b) ). The hardware prototype is shown in Fig. 9 . All indicated component values are given for a single component, whereas the values of the unlabeled parts are derivable through symmetry. The highlighted snubber circuit improves the THD of the grid currents, as further described in Section 4.2. 
Experimental Analysis
The proposed topology, as illustrated in Fig. 1 (b) and with the specifications outlined in Table 1 , is implemented in a 1 kW hardware prototype to verify the aforementioned advantages. Fig. 8 illustrates the detailed circuit schematic, which is based on 900 V silicon carbide (SiC) MOSFETs and 1200 V SiC power diodes. The DClink midpoint is directly connected to the AC-side capacitive star point N f , as detailed in the previous section. The demonstrator hardware is depicted in Fig. 9 . It features a boxed volume of 0.37 l or 22.4 in 3 , which results in power densities of 2.7 kW/l or 44.6 W/in 3 , respectively. It contains all necessary circuits including an auxiliary power supply. No current sensors are required, and only one voltage sensor is utilized for the control of the output voltage. No overvoltage snubber is required for the diodes or MOSFETs. As explained in Section 2, the commutation from the AC-to the DC-side switches (and vice-versa) does neither allow for an overlap of conduction states nor an interlock time in order to prevent harmonic distortion of the grid currents and to always provide a path for the current of the inductors L 1 . The utilized gate drivers (Silicon Labs Si827x [14] ) enable a precise and fast switching of the involved power MOSFETs, which results in no excessive switching overvoltages (cf. Fig. 10 below) . Thus, the converter can seamlessly transition between buck and boost operation, as the commutation timing remains identical for both operating modes (i. e., V DC can be above or below the peak phase voltage 2/3V LL ).
As illustrated in Fig. 8 , an RC snubber can be employed and connected to the three switch nodes SNx. The reasons and details of this arrangement are further outlined in Section 4.2 below.
Different measurements are performed with the system. A threephase AC grid simulator (Spitzenberger DM 3000/PAS) provides the input voltage. Key performance parameters such as efficiency, η, grid current distortion or power factor are determined with a precision power analyzer (Yokogawa WT3000). The grid current total harmonic distortion (THD) is determined by the instrument as follows:
where i gx,k denotes the amplitude of the k-th integer harmonic current component and igx is the RMS value of the grid current, considering all harmonics.
Verification of Proposed Improvements
Fig . 10 verifies the reduced blocking voltage requirements of the AC-and DC-side power MOSFETs (cf. Section 3), which match with the simulation results of Fig. 7 (b) . The blocking voltage measurements also coincide with the derivations outlined in Section 3. Note that the (small) voltage slope of the drain-source voltage during the AC-side transistor's turn-off intervals (cf. Fig. 10 (b) ) are caused by LC oscillations in the converter's input filter. More details of the filter are given in Section 4.5 below. Furthermore, the CM voltage from the DC midpoint to the star point of the three-phase voltage source is, as expected, zero, which is verified with the measurement in Fig. 10 (c) . Enlarged portion (arbitrary selection) of (a) at t = −2.5 ms (cf. the red line in (a)). Also shown is the AC-side switch voltage v S1a of the corresponding phase (cf. Fig. 1 (b) ). (c): Identical output power and operating conditions as in (b), but with 1.5 kΩ + 330 pF RC snubbers connected to the switching nodes (cf. Fig. 8 ).
Switching Behavior and Grid Current Distortion
The inductor current i L1a , together with the AC-side switch voltage v S1a (cf. Fig. 1 (b) ), are illustrated in Fig. 11 (a) and (b) . The switching waveforms correspond to the simulated behavior outlined in Fig. 2 and Fig. 3 above. However, at the end of the demagnetization of all three inductors, during interval 4 (cf. Fig. 3 ), the switch voltages and inductor currents begin to oscillate as shown in Fig. 11 (b) . During this time, the switch-nodes SNx (cf. Fig. 8) are not clamped to a fixed potential, as the inductors are de-magnetized and no current is being conducted. Hence, the potentials of these voltages begin to oscillate, which is caused by the LC resonant tanks formed by the MOSFET and diode parasitic output capacitances and the buck-boost inductors L 1 . This behavior is commonplace in many power converters operating in DCM (e. g., buck, boost, flyback, etc.). At the end of the switching period and/or beginning of the subsequent switching cycle, the AC-side switches are turned on and the potentials of the switch nodes SNx become fixed again. These parasitic oscillations cause non-zero initial values of the inductor currents i L1x , which leads to the fact that the final peak inductor currents at the end of interval 1 are not directly proportional to the local grid voltage anymore. Similarly, the turn-on switching times of the AC-side switches vary due to oscillating initial blocking voltages at the turn-on instants. This non-ideal switching behavior introduces harmonic distortion of the grid input currents of the rectifier. Fig. 12 (a) illustrates the input current distortion of the rectifier. These waveforms can also be replicated in the circuit simulation model by considering the nonlinear parasitic output capacitances of the MOSFETs and diodes.
The observed effects can be mitigated by damping the parasitic oscillations during the demagnetization intervals by means of RC snubbers, connected as shown in Fig. 8 . By attenuating the parasitic LC oscillations, the initial current of each buck-boost inductor can be (ideally) rendered zero at the beginning of each pulse interval, and the switch blocking voltages at their turn-on instant are rendered (ideally) constant. By adding three RC snubbers with Rs = 1.5 kΩ and Cs = 330 pF to the switch nodes, the measured waveforms illustrated in Fig. 11 (c) are obtained. The attenuating effect of the snubbers is clearly visible. Consequently, the grid current THD is improved, as the measurement results in Fig. 12 (b) demonstrate. By adding the snubbers, the input current THD improves from 4.89 % to 3.08 % in this example.
Due to the attenuation requirement of the snubber, the rectifier dissipates an additional ≈17.8 W of losses in the snubber resistors, which, for the case at hand, reduces the conversion efficiency from 95.1 % to 93.1 %.
Consequently, there is a trade-off between grid current THD and snubber losses. Computer circuit simulations, which consider different snubber component values Rs and Cs, and the nonlinear parasitic MOSFET and diode capacitances, are performed to illustrate this. Fig. 13 shows the resulting THD and snubber losses as a function of the snubber resistance and capacitance. The considered hardware configuration operates with a 400 V, 50 Hz grid at 400 V output voltage with Pout = 800 W. The investigation shows that there is an optimal RsCs combination that minimizes both THD and snubber losses. Furthermore, with snubber capacitance values of more than ≈330 pF, the best achievable THD is not improved anymore. For the experimental analysis of the RC snubber, a combination of Rs = 1.5 kΩ and Cs = 330 pF has therefore been selected. Note that the losses of this snubber combination, which is indicated by the star in Fig. 13 , coincide well with the measurements shown in Fig. 11 and Fig. 12 , where the snubber increases the losses by approximately the predicted ≈18 W.
The experimentally determined THD values (cf. Fig. 12 ) are not as low as suggested by the simulation results. This is due to the presence of other nonlinear elements such as the ceramic input filter capacitors that also contribute to the converter's current distortion. They are not considered in the model to reduce simulation complexity.
Transient Behavior
The effect of the output voltage control is illustrated with a load step in Fig. 14 , where the output power is increased from 200 W to 900 W by means of a relay that connects a second load resistor in parallel to the first load resistor. The DC output voltage reference is set to 440 V and a simple PI controller is used to adjust the duty cycle D accordingly (see Section 2.4 and also Fig. 8) .
Since there is no limitation of the duty cycle according to (10) , the inductor currents can briefly transition into a CCM regime during the transient. This behavior is expected and it consequently leads to distorted rectifier input currents. Most importantly, the measurement illustrates that an interlock time between the turn-off of the DCside switches and the turn-on of the AC-side switches, during which all power MOSFETs are turned off, is not feasible in this topology as a conduction path for the non-zero inductor current during CCM converter operation always has to be provided.
Note that if the snubbers used to improve the THD are utilized (cf. Section 4.2 above), they provide a closed current path at all times during the commutation interval, which alleviates requirements for the temporal precision of the AC-and DC-side transistor switching actions. Nonetheless, due to the gate drivers of the hardware demonstrator that provide low propagation delay skews (cf. beginning of Section 4), the demonstrator can also operate in CCM without the RC snubbers. 
Conversion Efficiency
The converter's power conversion efficiency from its AC input to the DC output is measured for different operating conditions, with and without the optimized RC snubber (1.5 kΩ + 330 pF), cf. Fig. 15 . The input power factor is always > 0.992.
The rectifier can also operate at elevated grid frequencies (e. g. considering aircraft applications), as its switching and modulation scheme is independent of the input grid frequency [4] . Due to increased losses of the input filter components, the efficiency deteriorates at higher grid frequencies, e. g., at 500 Hz and an output power of 1 kW, the efficiency drops from 95.3 % (50 Hz) to 94.0 % (V LL = 400 V and V DC = 450 V).
Note that in Fig. 15 , the measurements without the damping RC snubber show more variation than the measurements obtained with the RC snubber, which result in smoother curves. This is caused by the parasitic oscillations of the switch nodes (cf. Section 4.2 above). Depending on the operating point (i. e., output voltage and/or power) of the converter, the switching instants of the AC-side switches occur at different time instants during the parasitic oscillations, which results in varying switch voltages and thus, varying capacitive turn-on losses. This affects both switching losses and THD. The dampening RC snubbers lead to a more consistent switching behavior. Hence, efficiency and THD are less affected by small changes of the operating point.
EMI Performance
The demonstrator system comprises an input filter in order to comply with common standards for conducted emissions into the grid (cf. Fig. 8) . Note that the filter stages are damped in the high-frequency domain by the usage of iron powder cores. Fig. 16 illustrates the result of a corresponding EMI compliance measurement. The input filter (whose differential-mode corner frequencies are more than a factor 10 below the switching frequency, cf. Fig. 8 ), effectively attenuates low-order harmonics of the switching frequency and its side bands such that the rectifier is compliant with the Class A, Group 1 specification of the CISPR 11 norm [15] . However, at ≈17 MHz, the limit is violated by ≈3.2 dB. The spectrum at these frequencies is strongly affected by parasitic elements such as the capacitance of the load to earth and/or the switching transients of the power semiconductors, and must be evaluated and mitigated individually for each system. For the demonstrated measurement, a geometrically large laboratory load resistor in a grounded case is utilized, whose earth capacitance reduces the margins of the high-frequency spectral components.
Conclusion
In this work, an extension of a state-of-the-art three-phase buckboost PFC rectifier topology has been proposed in order to improve two aspects: First, the output DC voltage of the proposed topology does not show any high-frequency common-mode component with respect to the grid star point or ground. Thereby, concerns regarding EMI or a potential disturbance of a supplied load are mitigated.
Second, the voltage stress of the AC-side switches is significantly reduced, which facilitates the selection of power semiconductors with good cost-performance ratios, also in case of comparably high line-to-line voltages such as 400 V. For grids with 115 V phase voltage (200 V line-to-line) as found on aircraft, the proposed topology could be realized using 600 V power semiconductors. The requirement of bidirectional switches on the AC side will not impact the chip area usage severely due to the individually reduced blocking voltage ratings. Also, bidirectional GaN power transistors could be employed in the future [13] . Furthermore, the absence of a significant high-frequency CM voltage component of the output voltage reduces CM filtering efforts and hence the size and costs of the corresponding passive components.
A 1 kW hardware demonstrator system with a closed-loop output voltage controller has been built and used to verify the theoretical considerations. Peak power conversion efficiencies reach 95.3 %, while the grid input current distortions remain below approx. 5 %.
Experiments reveal the negative influence of the parasitic MOS-FET and diode capacitances on the grid current THD. It is shown how an RC snubber can be introduced and optimized in order to improve the rectifier input current THD, at the expense of additional snubber losses. However, an optimal snubber combination, which minimizes both THD and losses, can be found. It is verified how an optimized RC snubber can improve the grid current THD to levels around 3 %, while the efficiency is reduced to about 93 % due to the additional snubber losses.
All in all, the converter topology can operate as a buck or boost converter, and with a wide range of mains frequencies without changes in its modulation or control scheme, which is compellingly straightforward and does not require any current sensors. This low complexity and the comparably high efficiency and power density (2.7 kW/l or 44.6 W/in 3 ) render the topology highly suitable for lowpower three-phase rectifier applications, e. g., for future aircraft or for the DC link supply of low-power drive or automation systems.
